

101-790  
102-329

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)  
Approved for use through 09/30/00. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**UTILITY PATENT APPLICATION TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 04860.P0686C2

Total Pages 2

First Named Inventor or Application Identifier Eric C. Anderson

Express Mail Label No. EM492086981US

**ADDRESS TO:** Assistant Commissioner for Patents  
Box Patent Application  
Washington, D. C. 20231

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 54)  
(preferred arrangement set forth below)
  - Descriptive Title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claims
  - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 18)
4. X Oath or Declaration (Total Pages 2)
  - a.      Newly Executed (Original or Copy)
  - b. X Copy from a Prior Application (37 CFR 1.63(d))  
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
  - i.      DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. X Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6.      Microfiche Computer Program (Appendix)
7.      Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a.      Computer Readable Copy
  - b.      Paper Copy (identical to computer copy)
  - c.      Statement verifying identity of above copies


**ACCOMPANYING APPLICATION PARTS**

8. \_\_\_\_\_ Assignment Papers (cover sheet & documents(s))  
9. \_\_\_\_\_ a. 37 CFR 3.73(b) Statement (where there is an assignee)  
\_\_\_\_\_ b. Power of Attorney  
10. \_\_\_\_\_ English Translation Document (if applicable)  
11. \_\_\_\_\_ a. Information Disclosure Statement (IDS)/PTO-1449  
\_\_\_\_\_ b. Copies of IDS Citations  
12. X \_\_\_\_\_ Preliminary Amendment  
13. X \_\_\_\_\_ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)  
14. \_\_\_\_\_ a. Small Entity Statement(s)  
\_\_\_\_\_ b. Statement filed in prior application, Status still proper and desired  
15. \_\_\_\_\_ Certified Copy of Priority Document(s) (if foreign priority is claimed)  
16. X \_\_\_\_\_ Other: Copy of postcard with Express Mail Certificate  
\_\_\_\_\_  
\_\_\_\_\_  
\_\_\_\_\_

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:  
X Continuation \_\_\_\_\_ Divisional \_\_\_\_\_ Continuation-in-part (CIP)  
of prior application No: 08/478,413

**18. Correspondence Address**

- \_\_\_\_\_ Customer Number or Bar Code Label \_\_\_\_\_  
(Insert Customer No. or Attach Bar Code Label here)  
or  
X Correspondence Address Below

NAME James C. Scheller, Jr. Reg. # 31,195   
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
ADDRESS 12400 Wilshire Boulevard  
Seventh Floor  
CITY Los Angeles STATE California ZIP CODE 90025-1026  
Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

## FEE TRANSMITTAL

TOTAL AMOUNT OF PAYMENT (\$) 1,118.00

Complete if Known:

Application No. 08/478,413  
Filing Date June 7, 1995  
First Named Inventor Eric C. Anderson  
Group Art Unit 2316  
Examiner Name Toplu, L.  
Attorney Docket No. 04860.P0686C2

### METHOD OF PAYMENT (check one)

1. ☐ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:  
Deposit Account Number \_\_\_\_\_  
Deposit Account Name \_\_\_\_\_
- ☐ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17
- ☐ Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance, 37 CFR 1.131(b)
2. ☒ Payment Enclosed  
☒ Check  
\_\_\_\_ Money Order  
\_\_\_\_ Other

### FEE CALCULATION (fees effective 10/01/97)

#### 1. FILING FEE

Large Entity		Small Entity		Fee Description	Fee Paid
Code	Fee (\$)	Code	Fee (\$)		
101	790	201	395	Utility application filing fee	<u>790.00</u>
106	330	206	165	Design application filing fee	_____
107	540	207	270	Plant filing fee	_____
108	790	208	395	Reissue filing fee	_____
114	150	214	75	Provisional application filing fee	_____
SUBTOTAL (1)					<u>\$ 790.00</u>

#### 2. CLAIMS

			Extra		Fee from below		Fee Paid
Total Claims	<u>19</u>	- 20 =	<u>0</u>	X	<u>22.00</u>	=	<u>0</u>
Independent Claims	<u>7</u>	- 3 =	<u>4</u>	X	<u>82.00</u>	=	<u>328.00</u>
Multiple Dependent Claims				X		=	

Large Entity		Small Entity		Fee Description	Fee Paid
Code	Fee (\$)	Code	Fee (\$)		
103	22	203	11	Claims in excess of twenty	<u>0</u>
102	82	202	41	Independent claims in excess of 3	<u>328.00</u>
104	270	204	135	Multiple dependent claim	_____
109	82	209	41	Reissue independent claims over original patent	_____
110	22	210	11	Reissue claims in excess of 20 and over original patent	_____
SUBTOTAL (2)					<u>\$ 328.00</u>

08/478,413-0149

# **FEE CALCULATION (continued)**

## **3. ADDITIONAL FEES**

<u>Large Entity</u>		<u>Small Entity</u>		<u>Fee Description</u>	<u>Fee Paid</u>
<u>Fee Code</u>	<u>Fee (\$)</u>	<u>Fee Code</u>	<u>Fee (\$)</u>		
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for response within first month	
116	400	216	200	Extension for response within second month	
117	950	217	475	Extension for response within third month	
118	1,510	218	755	Extension for response within fourth month	
128	2,060	228	1,030	Extension for response within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive unavoidably abandoned application	
141	1,320	241	660	Petition to revive unintentionally abandoned application	
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	
146	790	246	395	For filing a submission after final rejection (see 37 CFR 1.129(a))	
149	790	249	395	For each additional invention to be examined (see 37 CFR 1.129(a))	
Other fee (specify) _____					
Other fee (specify) _____					

**SUBTOTAL (3)\$0**

\*Reduced by Basic Filing Fee Paid

## **SUBMITTED BY:**

Typed or Printed Name: James C. Scheller, Jr.

Signature \_\_\_\_\_

Date \_\_\_\_\_

1/14/98

Reg. Number Reg. # 31,195

Deposit Account User ID \_\_\_\_\_

(complete if applicable)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of: )  
Eric C. Anderson ) Examiner: Toplu, L.  
Hugh B. Svendsen )  
Serial No. 08/478,413 ) Art Unit: 2755  
Filed: June 7, 1995 )  
For: Execution Control For )  
Processor Tasks )  
\_\_\_\_\_ )

Assistant Commissioner for Patents  
Washington, DC 20231

PRELIMINARY AMENDMENT

Dear Sir:

Applicant respectfully requests the Examiner to enter the following preliminary amendment and consider the following remarks prior to examination of the above referenced patent application.

IN THE CLAIMS

Please amend the following claims:

- 1 1. (Amended) A method in a computer system of executing a first
- 2 sequence of modules in a first task, said first sequence of modules

3 linked to one another and having at least one sequence of execution,  
4 comprising the following steps:  
5 a. storing in each of said first sequence of modules a skip value  
6 indicating a next module in said sequence of modules to execute;  
7 b. executing a first module of said first sequence of said modules;  
8 and  
9 c. executing said next module of said sequence of modules  
10 indicated by the skip value, wherein each module of said  
11 sequence of modules comprises at least one digital signal  
12 processing data structure.

1 9. (Twice amended) A method of controlling execution flow of a first  
2 task comprising a sequence of first executable modules in a processing  
3 system by storing in each of said first executable modules a skip count,  
4 said skip count comprising an integer N which indicates that execution  
5 should skip to the N+1th module following execution of a currently  
6 executed module in the first sequence of executable modules, a value of  
7 N less than zero associated with the currently executed module  
8 indicating that execution of the first sequence of modules should  
9 terminate after completion of execution of the currently executed  
10 module, wherein each module comprises at least one digital signal  
11 processing data structure.

1 10. (Amended) A method performed by a processor of controlling the  
2 flow of execution of a first set of executable modules sequentially  
3 associated with one another comprising the following steps:  
4 a. executing a first module in said first sequence of modules;  
5 b. determining a skip value associated with said first module; and

- 6 c. proceeding to execute a subsequent module in said first set of  
7 executable modules indicated by said skip value, wherein each  
8 module comprises at least one digital signal processing data  
9 structure.

1 16. (Amended) An apparatus for executing a first sequence of modules in  
2 a first task, said first sequence of modules linked to one another and  
3 having at least one sequence of execution, comprising:

- 4 a. means for storing in each of said first sequence of modules a skip  
5 value indicating a next module in said sequence of modules to  
6 execute;  
7 b. means for executing a first module of said first sequence of said  
8 modules; and  
9 c. means for executing said next module of said sequence of  
10 modules indicated by the skip value, wherein each module  
11 comprises at least one digital signal processing data structure.

1 17. (Amended) An apparatus for controlling the flow of execution of a  
2 first set of executable modules sequentially associated with one another  
3 comprising:

- 4 a. means for executing a first module in said first sequence of  
5 modules;  
6 b. means for determining a skip value associated with said first  
7 module; and  
8 c. means for proceeding to execute a subsequent module in said  
9 first set of executable modules indicated by said skip value.

10                   wherein each module comprises at least one digital signal  
 11                   processing data structure.

1    18.   (Twice amended) A method of controlling the execution sequence of  
 2           a series of modules by a processor, each of said modules associated with  
 3           one another, comprising the following steps:  
 4           a.     executing the first in said series of modules;  
 5           b.     determining a skip value N stored in said first in said series of  
 6                 said modules;  
 7           c.     if the skip value N stored in said first module is less than zero,  
 8                 then terminating the execution of said series of modules;  
 9           d.     else if the skip value N stored in said first module is greater than  
 10                 or equal to zero then proceeding to a N+1th module in said  
 11                 series of said modules, wherein each of said modules comprises  
 12                 at least one digital signal processing data structure.

1    19.   (Amended) A method in a computer system of performing a first  
 2           sequence of modules in a first task, said first sequence of modules  
 3           linked to one another and having at least one sequence of execution,  
 4           comprising the following steps:  
 5           a.     storing in a first module of said first sequence of modules a skip  
 6                 value N representing a subsequent module in said first sequence  
 7                 of modules to execute, said skip value N comprising either:  
 8                 i.     an integer less than zero indicating that said first module  
 9                         is a last executable module to be executed in said sequence  
 10                         of modules;



11                   ii.     an integer greater than or equal to zero indicating that said  
12                   process should proceed to said N+1th module subsequent  
13                   to said first module in said first sequence of said modules;  
14           b.     executing the first of said first sequence of said modules; and  
15           c.     executing the subsequent module in said sequence of said  
16           modules indicated by said skip value, wherein each module of  
17           said sequence of modules comprises at least one digital signal  
18           processing data structure.

05/11/2019 10:23:00

## REMARKS

In the Office Action mailed October 14, 1997 on the parent application, claims 1-19 are pending in the application. Claims 1-19 are rejected. Claims 1, 2, 7, 8, 10, 11, and 13-17 are rejected under 35 U.S.C. § 102(e) as being anticipated by Gallagher, U.S. Patent 5, 311, 461 (Gallagher). Claims 3, 9, 12, and 18-19 are rejected under 35 U.S.C. § 103 as being unpatentable over Gallagher in view of Davidson et al., U.S. Patent 4, 893, 234 (Davidson), or Kumar et al., U.S. Patent 5, 197, 137 (Kumar). In response to the above-identified Office Action, Applicants hereby file a Continuation Application pursuant to 37 C.F.R. §1.53(b) accompanied by this Preliminary Amendment, and respectfully request consideration thereof.

Applicants respectfully note that in the Amendment and Response to Office Action filed June 18, 1997 for the parent application, the application was amended to add new claim 20. Thus, claims 1-20 are currently pending in the Continuation Application.

Claims 1, 2, 7, 8, 10, 11, and 13-17 are rejected under 35 U.S.C. § 102(e) as being anticipated by Gallagher. Gallagher discloses using a tree structure priority for resolving conflicting requests for resources. The tree structure consists of pods residing in priority circuitry that can select between two to four resources. Relative priority between resources is represented by a priority code. Each pod comprises a priority circuit (Figure 3, element 19; Figure 4) that is controlled by a programmable set having rotational direction, skip and source identification bits. Each pod is controlled with a priority code that includes a number of bits of data from two up to five bits: two bits for a two-source pod, three for a three-source pod and five bits for a four-source pod where each source is given a code. One of these codes is placed in a pod

as the first two bits of data controlling the pod's priority; the source whose code is placed there will have the highest priority. If this source has a request, it will be processed independent of what the other sources have as a request (column 2, lines 13-29). The priority scheme implemented by the pods  
5 disclosed in Gallagher is implemented in priority circuitry that is separate from the resources it controls (column 3, lines 30-33).

Regarding claim 1, the priority scheme implemented by the pods disclosed in Gallagher is implemented in priority circuitry that is separate from the resources it controls. Therefore, each pod of Gallagher comprises  
10 only a priority circuit having circuitry for controlling the priority of requests from different processors. As such, Gallagher fails to disclose a sequence of modules linked to one another wherein each module of said sequence of modules comprises at least one digital signal processing data structure. Thus, as Gallagher fails to disclose the claimed invention, amended claim 1 is  
15 distinguishable over Gallagher. As amended claims 10, 16, and 17 contain similar limitations to claim 1, amended claims 10, 16, and 17 are distinguishable over Gallagher. As claims 2, 7, 8, 11, and 13-15 depend from amended claims 1 and 10, claims 2, 7, 8, 11, 13-15 are distinguished over Gallagher.

20 Claims 3, 9, 12, and 18-19 are rejected under 35 U.S.C. § 103 as being unpatentable over Gallagher in view of Davidson or Kumar. Davidson and Kumar both fail to disclose a sequence of modules linked to one another wherein each module of said sequence of modules comprises at least one digital signal processing data structure. As amended claims 9, 18, and 19  
25 contain similar limitations to amended claim 1, amended claims 9, 18, and 19 are distinguished over Gallagher in view of Davidson or Kumar for the same reasons stated above with respect to amended claim 1. As claim 3 depends


from amended claim 1, claim 3 is distinguished over Gallagher. As claim 12 depends from amended claim 10, claim 12 is distinguished over Gallagher.

If there are any additional charges, please charge Deposit Account No. 02-2666.


Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 1/14, 1998

  
James C. Scheller, Jr.  
Reg. No. 31,195

12400 Wilshire Boulevard  
Seventh Floor  
Los Angeles, Ca. 90025  
(408) 720-8598

 I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail, in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on: \_\_\_\_\_  
Cindy Baglietto \_\_\_\_\_ Date \_\_\_\_\_

"Express Mail" mailing label number: EN492086981 US  
Date of Deposit: January 14, 1998  
I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231  
Cindy Baglietto  
(Typed or printed name of person mailing paper or fee)  
Cindy Baglietto  
(Signature of person mailing paper or fee)  
1/14/98  
(Date signed)

UNITED STATES PATENT APPLICATION

FOR

EXECUTION CONTROL FOR PROCESSOR TASKS

INVENTORS:

ERIC C. ANDERSON  
HUGH B. SVENDSEN

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN  
12400 WILSHIRE BOULEVARD  
SEVENTH FLOOR  
LOS ANGELES, CA 90025-1026

(408) 720-8598

File No. 04860.P686

"Express Mail" mailing label number

EB999277494


Date of Deposit

September 30, 1992

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Wilfred Sano

(Typed or printed name of person mailing paper or fee)



(Signature of person mailing paper or fee)

04860.P686-2

# EXECUTION CONTROL FOR PROCESSOR TASKS

## BACKGROUND OF THE INVENTION

### 5 1. Field of the Invention

The present invention relates to processors in computer systems. Specifically, the present invention relates to task management in a processor.

### 2. Background Information

10 Modern applications, such as multimedia applications where text, audio, speech, video, and data communications are all processed in real-time, have special requirements. Standard commercially available microcomputers have typically not had the requisite processing power in order to perform all these tasks in a real-time environment. Modern  
15 architectures which are designed to handle the load associated with operating these types of tasks in real-time has sometimes dictated the use of a digital signal processor (DSP). However, even when using a digital signal processor, tasks consuming a lot of processing bandwidth still need to be managed in an efficient way in order for all the requisite processing to be  
20 done within specific intervals of time.

One approach to task management for processes which need to be completed in a specified interval of time is to divide time into a discrete series of units known as "frames." Frames are intervals of time in which an interrupt or other timing signal is generated to a processor at regular  
25 intervals and each of the tasks being executed by the processor is serviced in sequence. In such a frame-based processing system, each of the tasks is typically linked or associated with one another through some data structure, and the data structure is traversed during the servicing of the interrupt at the beginning of the frame, such that each task is serviced within the frame. A  
30 frame length is typically chosen based upon available cache memory in the system, and the minimum possible rate at which specific tasks should be serviced, among other considerations. For instance, a MIDI application (one using the Musical Instrument Digital Interface) requires minimum frame

duration of 2 to 4 milliseconds. Applications using the V.32 data modem requires a maximum frame limit of 13 milliseconds. At any rate, frame size is typically driven by the application, available hardware, and other factors.

One prior art technique for organizing tasks is to place them in a simple, linear list. In this approach, each task is executed in turn. One shortcoming of this approach is that tasks which are related to one another are not logically grouped. In addition, this prior art approach suffers from the defect that there is no distinction between tasks which require servicing at regular intervals and those which require servicing only occasionally. Therefore, overall execution time of the processor may be hampered (and certain applications hindered, or not able to run at all) by executing both types of tasks without regard for the tasks' timing requirements. In addition, because each of the tasks are linked sequentially, resource allocation may not be done optimally according to a function's activity which comprises one or more tasks. For instance, certain of the tasks linked sequentially may be related and thus unnecessary or inefficient resource allocation for each of the tasks may be performed. This occurs because memory accesses and other types of resource accessing may be done repetitively according to where in the execution list the related tasks appear.

Yet another shortcoming of the prior art organization of tasks is that error conditions which are generated on one task may or may not necessarily abort other dependent tasks. As a result, the application programmer needs to include in each of his tasks error handling routines which will determine whether a previous task on which it is dependent has completed normally. This will prevent the execution of the task because it will not function properly in the absence of the previous task completing normally. This requires extra work for the programmer, plus extra overhead for the processing system. In general, client or process management of tasks is difficult using the prior art sequential method of task servicing and execution.

The prior art sequential task execution list also fails to provide a means for performing certain groups of tasks in different sequences. Certain tasks may be run unnecessarily even where a prior control task has

ascertained that only limited number of related tasks need to be executed. Of course, each task will also require execution control code in order to determine whether the task will be run or not. Again, needless overhead is consumed by calling each task for execution, even if not required, due to  
5 loading and saving the processor context and retrieving the requested resources from memory or non-volatile storage. This requires that the programmer has a more in-depth knowledge of the underlying operating system and its organization of functions, as well as adds additional complexity to each of the tasks which are linked.

10 Yet another shortcoming of the prior art approach of sequentially linking tasks in a task list is that the organization provides no means to manage the processing load for a group of tasks which are required to be run in a specific interval of real-time, where different combinations of the tasks are required depending on the status of the function. Such a means is  
15 important in order to guarantee that each of the functions comprised by one or more tasks is serviced during a frame. This results in difficulty in managing real-time resources, and may cause the failure of a real-time process due to incorrectly determining the required execution load.



## SUMMARY AND OBJECTS OF THE INVENTION

One of the objects of the present invention is to provide an efficient means for task organization which groups tasks by function.

Another of the objects of the present invention is to provide a means  
5 for organizing tasks such that error conditions and other status information may be maintained easily among groups of tasks.

Another of the objects of the present invention is to provide a means for task flow control such that resources are not needlessly consumed when certain subtasks known as modules are not required to be performed.

10 Another of the objects of the present invention is to provide a means for facilitating the efficient use of processing power for all types of tasks.

Another of the objects of the present invention is to provide a means for synchronizing the execution of various tasks within specific intervals of time.

15 These and other objects of the present invention are provided for by a method and apparatus for controlling execution flow within a series of related tasks or modules. A value known as a "SkipCount" is associated with each module which controls which module is executed next in the execution flow. This value is, in a preferred embodiment, an integer which  
20 specifies which of subsequent modules should be executed next. For a SkipCount N, the process skips over the next N modules. A negative value, such as a -1, indicates that execution flow terminates at the current module. In this manner, modules which will not be executed are not even loaded into memory for execution, thus conserving processor bandwidth.

25 These and other objects of the present invention are provided for by a method and apparatus for controlling the activation of a set of tasks on one or more processors. In one embodiment, the tasks are stored in one or more execution task lists, one task list per processor, and the processors are digital signal processors. This method creates a list of tasks to be activated,  
30 including the timing relationship for the activation process. The list is then implemented as frame numbers for activation and requested state in the actual task list. Finally, the executing processor compares the requested state to the actual state for each task, and if different, compares the value of

the activation frame with the current frame. If the current frame equals or exceeds the activation frame, then the requested active state is transferred to the actual state. This method eliminates any waiting for the client setting the activation process-up, and works well for activation and deactivation of

5 tasks. Furthermore, task activation sequences are supported, allowing multiple processor functions to be created, where the producer task must start to generate data one frame prior to the consumer task starting to receive data.

2025-04-19 14:03:03

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation of the figures of the accompanying in which like references indicate like elements and in which:

5        Figure 1 is a block diagram of the computer system which may be utilized by the preferred embodiment of the present invention.

Figure 2 illustrates the structure of an operating system which is used for managing tasks and clients using a coprocessor, such as a DSP.

10       Figure 3 illustrates the organization of data associated with each module in a task.

Figure 4 illustrates the currently preferred embodiment of a section in a module in the present invention.

Figure 5 illustrates an example of various resource references associated with a module of the present invention.

15       Figure 6 illustrates the organization of tasks into a task list which may be performed in a DSP.

Figure 7a shows an organization of time into discrete intervals known as frames.

Figure 7b shows the data processing latency of a frame-based system.

20       Figure 8 shows the division of a frame into real-time and timeshare slices.

Figure 9 shows a more detailed representation of the division of a frame into real-time and timeshare slices, with the associated load and store operations required by such tasks.

25       Figure 10 is a detailed view of a real-time slice of a frame with the associated loading and saving of context during the execution of each real-time process.

Figure 11 is a flow chart showing the process used for servicing real-time and timeshare tasks.

30       Figure 12 shows the organization of one example task which has a series of modules linked and associated with one another.

Figure 13 shows a method used by the preferred embodiment to control the execution flow of modules of a given task.

Figures 14a through 14d show various examples of using the method of task flow execution described in Figure 13 above.

Figure 15 shows a flow chart of the method used for setting up a sequenced and precise frame related task activations.

5        Figure 16 shows a flow chart of the method of activating the sequence specified in Figure 15.

Figure 17 shows a flow chart of the relevant portion of the DSP Kernel executive routine that actually carries out the task activation as set up in Figure 15 and 16.

10       Figure 18 shows a flowchart of an alternative task activation/deactivation process.

2025 RELEASE UNDER E.O. 14176

## DETAILED DESCRIPTION

This application is related to the following co-pending patent applications filed concurrently herewith:

A patent application entitled INTERTASK BUFFER AND  
5 CONNECTIONS, whose inventors are A. Philip Sohn and Eric Anderson,  
which has been assigned Serial No. 07/954,422.

A patent application entitled A METHOD AND MEANS FOR  
PROVIDING MULTIPLE CLIENTS SIMULTANEOUS ACCESS TO A  
SOUND DATA STREAM, whose inventors are Eric Anderson and Hugh  
10 Svendsen, which has been assigned Serial No. 07/954,672.

A patent application entitled APPARATUS AND METHOD FOR  
HANDLING FRAME OVERRUNS IN A DIGITAL SIGNAL  
PROCESSING SYSTEM, whose inventors are Eric Anderson and Hugh  
Svendsen, which has been assigned Serial No. 07/954,758.

15 A patent application entitled APPARATUS AND METHOD FOR  
ALLOCATING PROCESSING TIME IN A FRAME-BASED COMPUTER  
SYSTEM, whose inventors are Eric Anderson and A. Philip Sohn, which has  
been assigned Serial No. 07/954,332.

A patent application entitled TASK AND MODULE  
20 ORGANIZATION FOR PROCESSOR EXECUTION, whose inventors are  
Eric Anderson and Hugh B. Svendsen, which has been assigned Serial No.  
07/954,988.

A method and apparatus of task management in a processor is  
25 described. In the following description, for the purposes of explanation,  
specific data structures, pointers, resources, times, signals, and formats are  
set forth in order to provide a thorough understanding of the present  
invention. It will be apparent, however, to one skilled in the art that the  
present invention may be practiced without these specific details. In other  
30 instances, well-known structures and devices are shown in block diagram  
form in order to not unnecessarily obscure the present invention.

### Overview of a Computer System Used In a Preferred Embodiment

The preferred embodiment of the present invention may be practiced on computer systems having alternative configurations. Figure 1 illustrates some of the basic components of such a computer system, but is not meant  
5 to be limiting nor to exclude other components or combinations of components. Computer system 100 illustrated in Figure 1 comprises a bus or other communication means 101 for communicating information, a processing means 102 (commonly referred to as a host processor) coupled with bus 101 for processing information, a random access memory (RAM)  
10 or other storage device 103 (commonly referred to as a main memory) coupled with bus 101 for storing information and instructions for the processor 102, a read only memory (ROM) or other static storage device 104 coupled with the bus 101 for storing static information and instructions for the processor 102.

15 Other devices coupled to bus 101 include a data storage device 105, such as a magnetic disk and disk drive for storing information and instructions, an alpha numeric input device 106, including alpha numeric and other keys, for communicating information and command selections to processor 102, a cursor control device 107, such as a mouse, track-ball,  
20 cursor control keys, etc., for controlling a cursor and communicating information and command selections to the processor 102, a display device 108 for displaying data input and output, a digital signal processor (DSP) or other high speed processor 109 for processing DSP resource requests, an audio port 110 for input and output of audio signals and a  
25 telecommunications port 111 for input and output of telecommunication signals. In such a computer system configuration, the digital signal processor 109 is considered a coprocessor to the host processor 102.

Architecturally, a DSP is a very fast integer Reduced Instruction Set Computer (RISC) based general purpose microprocessor which includes a  
30 pipelined arithmetic processing unit. A fundamental difference from true general purpose processors is that a DSP is designed to perform a multiply and accumulate (MAC) operation very quickly. The MAC operation is heavily used in DSP programs. It should be noted that DSP host

applications may be written that do not require DSP coprocessor 109 for execution, but would exploit them if available. An embodiment of the present invention is implemented for use on some of the members of the family of Macintosh® brand computers, available from Apple Computer, Inc. of Cupertino, California (Macintosh® is a registered trademark of Apple Computer, Inc.). A coprocessor 109 that may be utilized is any digital signal processor having operating characteristics and functions similar to those found in DSP 3210 Digital Signal Processor, available from American Telephone and Telegraph (AT&T) Microelectronics of Allentown, Pennsylvania.

#### Operating System Organization

The operating system organization of this embodiment is separated into two distinct halves for the two processors operating in the computer system. Referring to Figure 2, host applications/clients 210 are handled by a DSP Manager 211 which operates in the host processor to direct and spawn tasks which are to be run in the DSP. In contrast, DSP modules or tasks 220 (which are spawned by DSP Manager 211 in the host processor) are operated from within a DSP Kernel 221 which operates within processor 109. In short, there are two distinct levels of computer programs which are used for operation in the preferred embodiment:

- (1) Client (application or higher level toolbox) software programs which are executed on the host processor; and
- (2) DSP programs known as "modules" which run in DSP 109 (Figure 1).

Therefore, programs may be written for DSP 109 and host 102 separately. For instance, library routines may be generated for operation in DSP 109, and those routines may be available to host-client programmers for reference during execution. Interprocess communication between DSP Manager 211 in host processor 102 and the DSP is provided by the DSP Kernel operating in DSP 109 (Figure 1) and is provided through shared memory 230. Shared memory space 230 may be coupled to bus 101 or can be part of system RAM 103.

Shared memory 230 contains semaphores, data, messages, and other information which are required for interprocess communication between the two processors 102 and 109. DSP Manager 221 is further coupled to a host driver 212 which provides various hardware implementation dependent  
 5 functionality for the DSP Manager 211 and other functions which are directed to the DSP Kernel driver 222. Therefore, toolbox routines may be available to the application/client program 210 to direct various actions in the tools residing in the DSP Kernel driver 222. Interprocessor communication is provided through shared memory area 230, as well as by  
 10 interrupt lines 231, which are activated when actions need to be taken by either DSP host driver 212 or DSP Kernel driver 222. It should be noted that the structure shown in Figure 2 is not required for practicing the present invention and is set forth for illustration purposes only. It can be appreciated by one skilled in the art that many other structures of operating systems to  
 15 provide interprocess communication may be used.

The DSP Manager 211 is available to the host application/client routines 210 through an interface known as the application programming interface (API). In the currently preferred embodiment, DSP Manager 211 performs three primary services which are accessible through the API.  
 20 These three services are known as the client and device managers 211B, I/O services 211C, and data structure managers 211D. These various services make calls on allocation managers 211E at the lowest levels of the DSP Manager 211. The DSP Kernel 221 is similarly structured to DSP Manager 211 in that it includes a module program interface (MPI) 221A which is  
 25 accessible by the DSP modules 220 generated by DSP programmers. MPI 221A accesses services available to the DSP modules such as I/O services 221B, guaranteed processing bandwidth (GPB) and control services 221C, and caching services 221D. Underlying these functions is an executive layer 221E which is responsible for managing task sequence and frame handling  
 30 functions. These kernel routines have access to the DSP Kernel driver 222 and, thus, have access to the shared memory areas 230, and interrupt lines 231. In addition, executive layers 221E also has access to the shared



memory area 230 for communication of messages to and from the DSP Manager 211 residing in the host processor.

#### Data-Structures Used in the Preferred Embodiment

5       The data structures utilized by the currently preferred embodiment of the present invention are referred to as "modules" and "tasks." A module is a data structure defined by the system and the DSP programmer which is designed to perform a predetermined function. A DSP module always includes program code, but it may also include data, input and output  
10 buffers, and parameter blocks. The number of modules and their required resources are defined by the DSP programmer.

A task is a data structure containing a reference to a list of one or more modules. Thus, a DSP task comprises one or more DSP modules. The modules in a task are grouped in the appropriate order and with the  
15 appropriate input/output and buffer connections. Frequently, a DSP task contains only one DSP module. A task is activated or deactivated as a single unit. Tasks may be grouped together in order to perform a specific function. The group of sequentially ordered tasks is known as a task list. In essence, a task list is a data structure which references a series of executable modules  
20 (i.e., programs). Also, a set of tasks can be sequentially or simultaneously activated or deactivated. A task is installed and removed from the task list as a unit.

DSP modules are provided to an application programmer as a resource and loaded into a DSP task using DSP Manager 211. A task is constructed  
25 using a series of calls to DSP Manager 211. These calls create the task structure, load and connect modules in the desired arrangement, allocate the required memory, and install the completed task into a DSP task list. Each of the modules comprises a DSP module header containing pointer information and other information related to the data structure and a series of  
30 DSP sections which each point to various resources, including executable code required by the DSP module to perform its function.

The currently preferred embodiment of module 300 is shown in Figure 3. The internal structure of module 300 includes both code and data.

Each module comprises a header and one or more sections. Header 301 contains information about the entire module such as its name, GPB information, and control flags. Header 301 also includes a count of the number of sections in the module. This allows module 300 to be of variable length, and the number of sections to be varied. Finally, header 301 contains the section number which contains the module startup code.

Module 300 shows sections 302-305. Sections allow modules to be created for a wide variety of functionality. In the currently preferred embodiment, each section has a name, pointer, flags, and a data type fields. In addition, each section contains pointers for up to two separate containers. Containers hold the data or code corresponding to the section. The sections can point to code, data tables, variables, buffers, parameters, work space, or any other resource needed to provide the desired function.

A section does not contain the actual code or data used by the DSP. Instead, a section is a data structure that contains pointers to the code or data block. The operating system of the DSP uses the section structure and flags to cache the actual code or data block into high speed cache memory during execution of the module. Referring to Figure 4, section 400 comprises name pointer 401, flags 402, type 403, primary container pointer 404, secondary container pointer 405 and connections 406. Name pointer 401 points to a character string which uniquely identifies the section of a module. Flags 402 and type 403 are used by the preferred embodiment to control caching and manage buffers. Connections 406 is data that is used for buffer management internally to the DSP Manager and is discussed below.

Primary container pointer 404 points to the primary container 420, while secondary container pointer 405 points to the secondary container 421. In the currently preferred embodiment, primary container 420 and secondary container 421 are buffers. The DSP uses these pointers whenever it wants to locate the section data. Every section is normally required to have a primary container pointer 404, which can point to locations either on or off the DSP processor chip 109. The secondary container pointer 405 is optional. If a section has a secondary container pointer 405, then the primary container pointer 404 points to where the DSP user code will access the section and

the secondary container pointer 405 points to where DSP operating system keeps the data between executions of the modules. Primary container 420 is allocated in local memory if it contains fixed data or parameters for communication between the host application and the module. Otherwise,  
5 primary container 420 is located in high speed cache (on-chip static RAM [SRAM] in the preferred embodiment) to increase execution performance. The secondary container 421 is usually allocated in local memory, but in special cases can be allocated in the cache. Allocated memory for each container must be in either local or cache memory.

10 To execute modules, each module is cached for access and execution by the DSP. The currently preferred embodiment of the present invention supports two separate execution models: AutoCache and DemandCache. In AutoCache, the programmer specifies which code and data blocks are to be loaded and saved. The DSP Kernel performs all load and save functions  
15 automatically. In DemandCache, the programmer explicitly moves code and data blocks on and off-chip, whenever needed, by making the appropriate calls to the DSP Kernel in the module DSP code.

During caching of an AutoCache module, code and data are loaded into the cache according to the section flags prior to its use and then data is  
20 saved back from the cache when execution is completed. In regards to primary container 420 and secondary container 421 during caching, the data is moved from secondary container 421 to primary container 420. In the currently preferred embodiment, this usually entails moving the contents from local memory to cache memory prior to module execution. This is  
25 commonly known as a cache load. After module execution, the DSP also moves data from the primary container 420 to secondary container 421. In the currently preferred embodiment, this entails moving the contents from cache memory to the local memory. This is commonly known as a cache save. When caching is not required, only one container is needed, the  
30 primary container 420. The use of containers provides communications between modules and the host application. This is usually through a shared memory area which either resides in host memory such as 103, or otherwise, is connected to a bus such as 101 shown in Figure 1. The use of sections as

disclosed herein provides unique capabilities wherein multiple modules, either provided off the shelf or written by a DSP programmer, may be modularized in such as way as to be joined together in a multiplicity of combinations. Application programmers may thereby create their own  
5 program without addressing the underlying functionality of DSP-specific modules. In addition, a variety of hardware platforms may be implemented with the section model providing compatibility with a variety of hardware platforms and future hardware advances.

An example module with its primary and secondary containers is  
10 shown in Figure 5. Module 500 is entitled "Equalizer" and contains five sections as indicated in header 501. Module 500 has program, variables and table section pointers 502, 503, and 504 pointing to primary container 510 containing program information 511, variable information 512, and table information 513. In addition, module 500 has an input and output buffer  
15 pointed to by 505 and 506 which point to input buffer 514 and sound output buffer 515. A caching function provided by the system in the preferred embodiment moves information between the secondary and primary containers prior to module execution and moves data between the primary and secondary containers after module execution. The secondary container  
20 520 includes code 521, variables 522, and tables 523. Module and secondary containers are located in local RAM, and primary containers are located in the cache. In the example shown, code, variables, and table sections are loaded into the cache prior to executing the code section provided by module 500. After execution completes, only the variables are  
25 saved back to local memory.

To execute module 500, memory must be allocated. The allocation and memory management is accomplished in two phases. When the client loads module 500 into memory from a resource file, the DSP Manager allocates all the required blocks in local memory to hold the structure. For  
30 module 500, the DSP Manager allocates memory space for the module itself and the three secondary containers 521, 522 and 523. Containers 521, 522 and 523 are then loaded with data from the resource file to complete the first phase.





In addition to real-time task list 610, the DSP device maintains a second task list known as timeshare task list 630. Timeshare task list 630 maintains a similar list of elements in a data structure, such as 631 through 633, each of which references so-called "timeshare" tasks or tasks that do not need to be executed at regular time intervals. Each of the elements 631 through 633 in the timeshare task list references "modules", such as 635, 636, and 639 which all contain references to executable code and resources required by each of the timeshare DSP modules. This is a similar structure to that set forth in the real-time task list described above. The timeshare task list is executed "round robin" whenever the real-time task list is not executing.

The maintenance of a separate real-time task list 610 and a timeshare task list 630 allows the grouping of functions by priority in the operating system of the preferred embodiment. Therefore, a distinction is made about which tasks are time-critical and those that are not. This is an improvement over the prior art single task list method which makes no such distinctions and may burden DSP 110 with more task execution than is actually necessary.

20 Time Allocated to Real Time and Timeshare Tasks

The unique grouping of tasks into real-time tasks listed in the real-time task list 610 and timeshare tasks listed in timeshare task list 630 provides for certain powerful capabilities which allow the DSP processing power to be allocated efficiently and provide for the execution of real-time tasks as quickly as possible. The preferred embodiment uses a "frame-based" approach to handling tasks residing in the two task structures. The frame-based approach to executing tasks is discussed with reference to Figure 7a. As is shown in Figure 7a, time is divided into uniform discrete intervals known as frames. A frame N 700 is preceded and followed by frames such as 701 and 703 which are the same length as frame 700. During each frame, the required program code, variables, and input data for each of the real-time tasks in task list 610 are loaded into a high speed cache. The program is executed from the cache, and the resulting output data is dumped

from the cache back into external memory. Alternatively, the input data may already be in the cache, from a previous operation, and the output data may be retained in the cache if it is needed for following operations. This method of using a high speed cache is called visible caching.

5       The frame-based processing used by the preferred embodiment requires some latency in the data flow. An input port of the DSP must collect a full frame's worth of samples before the DSP can process them. Likewise, the DSP must generate a full frame's worth of samples before the output port can start transmitting them. This requires the latency of two  
10 frames between input and output data. This is shown with reference to Figure 7b. For instance, the data which would be processed at frame 750 must be collected during the previous frame 751 while the previous frame's tasks are being processed. Input data N 760 collected during frame 751 will thus be available to frame 750 for processing. Likewise, data generated  
15 during frame interval 750 will not be available for output until frame 752, wherein the subsequent frame's data is being processed. Thus, output data N 761 will be available for output at the time that DSP 110 is processing information in frame interval 752.

Frames vary in duration depending on the needs of the application  
20 program(s) and the available amount of resources. There are basically four factors which influence the selection of time intervals for frames. They are:

1.   **Size of the buffer** is proportional to the frame time interval. The longer the frame, the more cache memory is needed for each buffer.
- 25   2.   **Overhead reduction** is inversely proportional to the frame time interval. The shorter the frame, the greater percentage of DSP processing time is used in overhead. For example, if the frame represents 240 samples, the overhead is  $1/240$  or 0.42% compared to processing a single sample at a time.
- 30   3.   **Granularity of access.** During a frame, the processing sequence cannot easily be interrupted. Changes in process configurations must happen on frame boundaries. The longer the frame, the more granular the access.



4. **Input/output latency for various important algorithms.** The longer the frame, the higher the latency between input to output data streams. As shown in Figure 7b, latency is 2 frames from input stream to output stream.

5 Items 1 and 2 pull in opposite directions. Item 3 is dependent on the application. Sound synthesis with MIDI (Musical Instrument Digital Interface) is one of the most demanding potential applications, putting a lower limit on a frame at approximately 2 to 4 milliseconds per frame. Item 4 sets the upper limit on the frame time. The V.32 data modem has very  
10 demanding latency requirements and, has an upper limit of 13 milliseconds per frame.

The preferred embodiment uses a ten millisecond frame time. However, in order to practice the present invention, it would be appreciated by one skilled in the art that any length frame has equal application here  
15 depending on the circumstances of operation.

Generally, each frame is broken up in the manner as described with reference to Figure 8. A frame 800 which is executed for a given interval of time is comprised of three sections. A real-time execution portion 801, a timeshare execution portion 802, and a sleep portion 803. The real-time  
20 portion 801 is the time actually used to process the real-time functions which are currently active in the real-time task list 610 discussed above. Real-time section 801 may be variable in length depending on the number of tasks in the real-time task list 610. However, real-time portion 801 is limited to a maximum time interval within frame 800 as set by the allocated real-time  
25 guaranteed processing bandwidth limit shown as time 805 in Figure 8. This limits the number of tasks and the length of execution of each of the tasks contained in task list 610.

The second portion of frame 802 is used for execution of timeshare tasks in task list 630. Timeshare task processing is performed within the  
30 segment of the frame which is a portion of the total timeshare available (ATT) 804. If there are no active timeshare tasks, this segment is skipped. All timeshare tasks are serviced round robin during segment 802 until either the frame ends or all timeshare tasks go inactive. If all of the timeshare tasks

The amount of timeshare task time available (ATT) 804 is dependent upon how many real-time tasks are being run in time interval 801. If time interval 801 is very short, then ATT 804 may comprise the entire frame 800.

21

speaker, a microphone, or a telephone line, require real-time service. This type of processing is known as isosynchronous processing. Note that the same tasks could be non-real-time if they were used for off-line processing, such as doing sound processing of a disk file.

- 5           Tasks running in the timeshare task list 630 will give the maximum available processing time to an application. Real-time tasks may run at a guaranteed frequency, but their overall processing time is limited to the amount allocated. Even if there is unused processing time, real-time tasks are required to stay within their allocated processing time. Timeshare
- 10          processing is called asynchronous processing. Some examples of timeshare tasks include lossless compression of disk files, graphics, animation, still image decompression or compression, video decompression, off-line audio processing, and other similar applications that require lots of processing time.
- 15           A more detailed view of a frame such as 800 is shown in Figure 9. As shown in Figure 9, at the time of a real-time frame interrupt at time such as 900, a process known as a timeshare context save 901 must be performed prior to real-time task processing, if timeshare was active when the interrupt occurs. If the interrupt occurs during the middle of timeshare task list 630
- 20          processing, then the timeshare task context must be saved because processing was halted during an on-going operation. This is performed at time period 901 as shown in Figure 9. Once the timeshare context is saved as driven by the interrupt at time 900, then real-time interrupt isosynchronous processing may be performed at time period 902. A more
- 25          detailed view of real-time task processing will be discussed with reference to Figure 10 below. Then, at the completion of real-time task processing at time period 902, the timeshare task context, if any, which was saved at time period 901 is then restored at time period 903. At time period 904 timeshare task processing of timeshare task list 630 continues until the timeshare task
- 30          list 630 is empty (all timeshare tasks have completed), all timeshare tasks are inactive, or the frame ends. If timeshare processing ends before the frame ends, as discussed above, the DSP may issue a power down instruction, and go into the sleep mode at time period 803 for the remainder of frame 800.

Note that in this example, because the timeshare portion 904 completed prior to the end of the frame, no timeshare context save is required to be performed, as was done at time period 901, because no tasks are remaining in the timeshare task list 630. Therefore, at the beginning of the next real-time isosynchronous processing period 801 the timeshare process context will not need to be saved.

A more detailed view of the real-time frame slice 902 where real-time task processing takes place is shown in Figure 10. Real-time task list 610 is processed in turn by executing each real-time task in the list such as 1002, 1005, 1008, and 1011 shown in Figure 10. Of course, each real-time task context needs to be saved at the completion of execution and restored prior to execution. For instance, real-time task #1 1002 requires that its context be restored at time period 1001 and saved at time period 1003. Similarly, real-time task #2 1005 requires to be restored at time period 1004 and saved at time period 1006. This save/restore process is called visible caching, and may be reduced in time if one task utilizes the output of a previous task, where the data remains in the cache. In this case, the data does not need to be saved and restored, which allows one real-time task to access information from the previous task efficiently, thus increasing the number of tasks that can run in real-time frame slice 902. Finally, the last real-time task which is executed at time period 1011 is saved at time period 1012, and the timeshare slice 802 is then executed in the manner as discussed above. Figure 10 is shown in a simplified form, assuming that each real-time task is a single operation. However, as will be discussed below, a task is actually comprised of several modules, and each module within the real-time task will be executed within the task such as in a time period 1002 or 1005.

In summary, the process used in the preferred embodiment to perform real-time and timeshare task processing is shown with reference to Figure 11. Process 1100 commences at step 1101, and it is determined whether any more real-time tasks require execution at step 1102. This may be done by determining that the pointer to the next task is nil for task list 610. If there are more real-time tasks to be serviced, then step 1102 proceeds to step 1103 wherein the next real-time task context is loaded. The next real-time task is

then executed at step 1104, and its context is saved at step 1105. Then steps 1102 through 1105 may be again be performed if there are any more real-time tasks left in real-time task list 610. Once all real-time tasks have been serviced as determined in step 1102, 1102 branches to step 1106 which

5     ascertains whether there is time left in the frame for servicing timeshare tasks. In other words, a minimum period of time must be left in the frame in order for timeshare tasks to be performed. In particular, there should be enough time to restore context, do some processing, and then save context at the beginning of the next frame (since all three functions - load context,

10    process, save context - are required each frame, there should be enough time remaining in the frame after realtime is done for all three operations before activating timeshare). It would be useless to restore the context if the context cannot be used to complete any processing. In the preferred embodiment, the time required for restoring and saving timeshare is

15    determined during the boot process, and made available to the DSP Kernel so that the decision in step 1106 can be made. If there is insufficient time to restore and execute timeshare, a branch is taken to step 1110, and the DSP waits until the next frame to continue real-time processing.

      If, however, it is determined at step 1106 that there is sufficient time

20    left in the frame for servicing timeshare tasks in task list 630, then the timeshare task context saved prior to the last interrupt is loaded at step 1107. If there was no previous context, no context is loaded. However, processing continues to step 1108 in any case. This occurs in the case where a timeshare task has just been activated following a period of not executing

25    timeshare tasks. Then, each of the timeshare tasks may be executed in turn at step 1108 by loading their respective context and executing the task at step 1108. This continues until one of two events happens:

- 1)     The next frame interrupt occurs; or
- 2)     There are no active timeshare tasks in task list 630.

30     If an interrupt occurs first, then the timeshare task context is saved at step 1109, and process 1100 returns to step 1101 for real-time task execution. If, however, there are no more timeshare tasks to execute, then process 1100 proceeds to idle or sleep at step 1110 wherein a power down

instruction is issued in one embodiment of the present invention, or a delay loop is executed in another embodiment of the present invention, and DSP 110 waits for the remainder of the frame to transpire. Finally, the next frame interrupt occurs and the process returns to step 1101. In this manner, real-time and timeshare tasks may be managed according to their requirements, and processor bandwidth may be used efficiently.

Before a task is installed in the timeshare task list, it should first be determined whether that task can properly be serviced on a timeshare basis, due to the fact that the total timeshare available varies dynamically. The DSP Kernel knows how much processing time is available per frame, since it is computing the processing bandwidth for all of the real-time tasks. The total remaining (unused) real-time available for use by timeshare tasks may be computed as follows: for each frame, recompute the average time remaining after all real-time tasks have completed. A form of moving average calculation is utilized, such as:

$$\text{average timeshare} = \text{previous average value} \cdot 0.9 + \text{current frame value} \cdot 0.1.$$

This gives each new frame's remaining time a 10% weight, against a weight of 90% on the previous average. Alternate averaging techniques can be used. Also, it is possible for the DSP Manager to do this calculation by sampling the value every N frames. While this may not be as accurate, it simplifies the Kernel.

In addition to the average available timeshare processing, the frequency of the timeshare task list execution is required. If there are many tasks in the timeshare task list, execution frequency for each task will be low. A measure of this can be computed by calculating a moving average of the number of frames required to completely process the timeshare list once. This must be done each time through the timeshare task list. The calculation could be done as follows:

$$\text{frames used} = \text{ending frame number} - \text{starting frame number}$$

$$\text{average frames used} = \text{previous average frames used} \cdot 0.9 + \text{current frames used} \cdot 0.1$$

Note that it is possible to have a "frames used" value of zero for cases where few timeshare tasks are active or installed, or where most of the processing time is available for timeshare. This will result in an average frames used value of less than 1.0. Other averaging methods may be used. The average frames used value could alternately be computed by the DSP Manager by sampling the real-time and timeshare frame numbers on a regular basis. This will be less accurate, but reduces the Kernel complexity.

By using the average frames used and the average available timeshare processing per frame, the frequency in which a new timeshare task will be executed can be computed as follows:

current timeshare load = average timeshare • average frames used

proposed timeshare load = current timeshare load + GPB estimate of task

computed frames used = proposed timeshare load/average timeshare (the GPB estimate of the task is described in the co-pending application entitled "Apparatus and Method for Allocating Processing Time in a Frame-based Computer System" which has been assigned Serial No. 07/954,338 and is attached hereto as Appendix A).

If the calculated "proposed" frames used is too high (infrequent execution) for the desired function, the task should not be installed in the timeshare list. Note that a timeshare client must monitor the processing rate of its timeshare tasks because change in the real-time load or in the timeshare task list affects the amount of processing its timeshare task receives. This process can be assisted by notifying a timeshare client whenever a new real-time task is added to the task list. Another technique for monitoring timeshare processing rate is for the client to request the timeshare frame number from the DSP Manager. The number will be incremented once for each pass through the timeshare task list. Another aid to timeshare management is to provide the unallocated processing value per frame in addition to the average timeshare value described above. Since GPB can be allocated and not used, the unallocated processing is typically smaller than the typical average actually available processing. This number is used to give a "worst case" computed frame rate as follows:

current timeshare load = average timeshare • average timeshare frames  
used

5        proposed timeshare load = current timeshare load + GPB estimate of  
task

computed worst case frame rate  
= proposed timeshare load/unallocated GPB

10      The computation gives the frame rate of timeshare execution, assuming all  
real-time tasks are using their allotted processing.

#### Dividing Tasks Into Modules

Returning to Figure 6, it should be noted that each of the tasks  
15      residing in either the real-time task list 610 or the timeshare task list 630 are  
actually a series of data structures containing references to "modules" in the  
architecture of the preferred embodiment. A DSP "task" such as 611 is  
actually a datum in a data structure known as task list 610 which references a  
series of executable programs known as "modules." For instance, one task  
20      such as 611 may refer to modules 621, 622, and 623. Each of the tasks 611  
through 614 and 631 through 633 are actually elements in a data structure  
which refers to these modules. Each of the modules such as 621 through  
623 is a series of data structures within itself. The modules are all related  
functions within the task having predetermined functions. In this manner,  
25      having this dual level task structure, related modules may be associated with  
one another under one "task" heading.

A task such as 611 in the preferred embodiment is made of up of DSP  
modules such as 621, 622, and 623 and DSP tasks such as 611. Each of the  
DSP modules and DSP tasks are data structures, and are distinguished as  
30      follows:

- **DSP Module** - A DSP module is the basic building block of  
DSP functionality. It always includes DSP code, but it may  
also include data, input and output buffers, and parameter  
blocks. The number of modules and the resources they require  
35        are definable by the DSP programmer.



- **DSP Task** - A DSP task is made up of one or more DSP modules. This grouping places together, in the appropriate order and with the appropriate input/output and buffer connections, all the basic module functions needed to complete a particular job. A DSP task will frequently contain only one DSP module.

DSP modules such as 621, 622, and 623 are provided to an application programmer as a resource and loaded into a DSP task such as 611 using DSP Manager 211. A task is constructed using a series of calls to DSP Manager 211. These calls create the task structure, load and connect modules in the desired arrangement, allocate the required memory, and install the completed task into a DSP task list such as 610 or 630. Modules may be either programmed by the application programmer or may be obtained as off-the-shelf library routines called by the application program which provide certain specific functionality and achieve a result desired by the application programmer.

Each of the modules such as 621 comprises a DSP module 621a, which contains pointer information and other information related to the data structure, and a series of DSP sections 621b which each point to various resources and executable code required by the DSP module. This will be described in more detail with reference to Figures 10 through 12. A more detailed view of one task and its module organization is shown with reference to Figure 9.

1200 in Figure 12 shows the task datum 1201 and its associated module data 1202 through 1206 which comprise a single task entitled "PhoneMan." PhoneMan 1200 is a phone answering machine task implemented within DSP 110 of the preferred embodiment. In this embodiment, the task datum 1201 is shown as having certain basic information about the task, for instance, the name "PhoneMan" and is referenced from the previous task in the task list, and contains a reference to the next task in the task list. Note that the PhoneMan task 1200 may be either a real-time task or a timeshare task depending on the application. Also, task datum 1201 contains a reference to a status module 1202 of

PhoneMan which performs various control functions within the task. For instance, in one embodiment, the control or status module 1202 may control execution flow within the remaining modules 1203 through 1205. It should be noted again that 1202 through 1205 are merely data structure elements  
5 which may be either linked using pointers, or referenced in some other manner well-known to those skilled in the art. The actual executable routine required by such modules will be referred to in fields contained with each of the data structure elements 1202 through 1205. As mentioned previously, modules 1202-1205 may be off-the-shelf, commercially available modules  
10 to the application programmer, or the application programmer himself may code modules 1202-1205.

In the example shown in Figure 12, in addition to the status module 1202 which controls overall execution of task 1200, is Subband Encoder module 1203. Subband Encoder 1203 is used to record messages from the  
15 incoming caller. The Subband Encoder module 1203 will reference a Subband Decoder module 1204, which is used to play greeting or other messages to the caller. Subband Decoder module 1204 references DTMF (Dual Tone Multiple Frequency) Decoder 1205. DTMF Decoder 1205 is used for detecting incoming touch tone control signals issued by an  
20 incoming caller. The results of this module are made available for the Status & Control module 1202 on the next frame through shared memory, and thus can be used to modify the operation of the answering machine program. Note that in this example, the Subband Encoder, Subband Decoder, and DTMF Decoder modules are likely to be available off-the-shelf, while the  
25 Status & Control module typically would be written to support a particular application.

The unique structuring of a task into "modules" as is set forth above provides for certain powerful functions. This is a distinct improvement over the linear manipulation of a task list which provides no logical connection  
30 between tasks in the task list. So, the primary advantage of the grouping of functions into tasks and modules, as is set forth and discussed with reference to Figure 6 and 12, is to group functions by modules under a general heading known as a "task" in order to synchronize these functions very efficiently.

Yet another advantage of using the dual level task structure is to handle error conditions. So, for instance, if one module such as the status module 1202 or the Subband Encoder 1203 incurs an error condition, then the subsequent modules which may be executed such as 1204 or 1205 may be aborted or  
5 flagged to not load and execute, and a message passed back to the DSP Manager in the host processor that the task aborted. Thereby, the entire task datum 1201 may be flagged in some way that the task has an error condition, and thus the task may be either reinitialized, aborted, or removed from the task list. Many error handling conditions are contemplated within the spirit  
10 and scope of the present invention.

Yet another advantage of the grouping of tasks to modules under one task heading is to manage the bandwidth of the processor in an efficient manner. In this way, the worst case execution duration (known as  
"guaranteed processing bandwidth" or GPB) of the modules for a task such  
15 as 1200 may be maintained in a datum such as the task data structure element 1201. By using this worst case timing, the execution of the real-time and timeshare portions of the frame may be managed efficiently within the bandwidth provided by the processor.

In general, the overall advantage of having a structure similar to that  
20 shown in Figures 6 and 12 is to allow efficient client management of tasks by modules. So, error conditions, insufficient time in a frame, execution flow (see below), resource allocation (such as memory), and any other operating conditions which makes referring to the tasks by modules convenient are made substantially easier to the application programmer.  
25 Because tasks can be referred to in a task list, and those tasks by the modules they reference, process management in the DSP is much more efficient. Further, development of application programs is simplified by allowing the development of DSP specific modules which can be used to form application programs.

30 In summary, the modular architecture of the preferred embodiment provides a number of advantages over the prior art. It can be appreciated by one skilled in the art that the application and utility of the present task structure between the dual-threaded task lists shown as 610 and 630 in

Figure 6, and the dual-level module structure shown in Figures 6 and 12 has utility far exceeding that disclosed herein.

- Controlling Module Execution Flow

5 Another advantage provided by structuring of tasks into modules, as discussed with reference to Figure 12 above, is that the control of execution flow within tasks may be accomplished by placing references in each module to subsequent modules. This is done in the preferred embodiment by making calls to routines in the DSP Manager. In this manner, instead of  
10 the use of programming constructs within application programs in order to control execution flow between modules in a task, a facility is provided in order to update and prevent modules from even being loaded into memory, and thus conserving resources and the bandwidth of the processor. This is done using a technique known as skip processing.

15 Skip processing is described with reference to Figure 13. As is shown in Figure 13, task 1201, as was discussed above, is shown, however, each module now has associated with it a field such as 1302 of module 1202 which is entitled a "SkipCount." A SkipCount such as field 1302 indicates which is the next module to be executed. In the example shown in Figure  
20 13, status module 1202 contains a SkipCount field 1302. SkipCount 1302 may contain an integer value indicating which is the next module to be executed. This allows execution of the modules to flow properly and be controlled within the application or DSP program. The value contained in SkipCount field 1302 may contain a value as follows which specifies which  
25 module is executed next:

	<u>SkipCount</u>	<u>Action</u>
	-1	End task.
	0	Execute next module.
30	1	Skip next module (and execute following module).
	2	Skip next two modules.
	N	Skip next N modules (proceed to N + 1th module after current module).
35		

Referring to the example shown in Figure 13, 1302 contains an x (undefined), indicating that this SkipCount value is set by the Status &

Control module 1202. SkipCounts such as 1302 within a module may only be modified by the module, or by the host. In this instance, SkipCount 1302 is modified by the module that owns it, 1202. If the phone is on-hook and is not ringing, this value is set to -1 by a call to the DSP Kernel, and none of  
5 the other modules in PhoneMan are executed. This frees up the maximum processing for timeshare tasks.

Once the phone rings the appropriate number of times, counted by module 1202, it is taken off-hook, also by module 1202. A few frames later, it is appropriate for a greeting message to be played. The Control & Status  
10 module 1202 sets its SkipCount field 1302 from -1 to 1, and thus the Subband Decoder module 1204 and DTMF Decoder module 1205 is activated by skipping the next module 1203. Subband Decoder 1204 plays the message, which usually will last for numerous frames, and DTMF Decoder module 1205 will scan the incoming data to see if the caller is  
15 issuing commands to the application via the Touch Tone keys on his phone. If so, these values are placed in a shared memory location for processing by either the application or by Status & Control module 1202. In this way, a caller may interrupt the greeting, and access other functions of the answering machine. These other functions could be handled by the host application, or  
20 by additional modules in the task.

Once the greeting has completed and a "beep" is played (part of the greeting, or generated by yet another module), Status & Control module 1202 resets its SkipCount 1302 to 0, causing the Subband Encoder module 1203 to become active (in other words, skipping to the next module 1203).  
25 Since SkipCount 1303 of the Subband Encoder module 1203 is a 1, execution proceeds to DTMF Decoder 1205, and skips the next module, Subband Decoder 1204. This selection allows any incoming message to be recorded, and still maintain the DTMF Decoder function for continued remote access control by the caller. Once Status & Control module 1202  
30 determines that the call is complete, it sets its SkipCount 1302 back to -1, and processing remains in the single control module 1202 until a next call is received.

As can be appreciated by those skilled in the art, there are many configurations possible for a multiple module task, depending on the function desired and the function modules available. In the example of PhoneMan task 1200, all of the modules can be standard functions with the exception of the Status & Control module 1202, which must be written specifically for the answering machine application. However, the Subband coders and DTMF decoder 1203-1205 modules do not have to be specific to the telephone application, but can be used in other configurations and applications and may be commercially available as off-the-shelf components. Normally, the SkipCount of these modules is initialized to 0 when loaded, and must be set to the desired values for the specific application by the application program prior to setting the task active. Note again that in the preferred embodiment, modules may modify their own SkipCount fields only, but the host processor may also change the SkipCount in such a module at any time. This allows a control module such as 1202 to perform such actions through the host.

A set of examples using the SkipCount field are shown in Figures 14a through 14d. For instance, as shown in Figure 14a, all of the modules 1401 through 1405 are executed sequentially in turn because each of the SkipCounts contained in the modules are 0, except for 1405 which contains a SkipCount of -1 indicating that it is the last module in the execution list. Note that it does not matter what the SkipCount value is for the last module, since in any case execution of the task terminates there. Figure 14b shows an example wherein modules 1410, 1411, and 1413 are executed in turn. The SkipCount in 1410 contains a 0, thus indicating that it should skip to the next module 1411. The SkipCount in 1411 contains a 1 indicating that it should skip the next module 1412, and thus proceed to execute module 1413. The SkipCount of module 1412 is ignored. Module 1413 contains a SkipCount field of -1 indicating that it is the last module to be executed.

Yet another example of an execution flow is shown in Figure 14c. The execution path in Figure 14c executes 1420, 1421, and then 1422, in turn. 1420's SkipCount field contains a 0 as does module 1421. So, each of those modules is executed in sequence, passing control to module 1422.

1422's SkipCount field is equal to a -1, thus indicating that it is the last module in the execution path shown in Figure 14c. Finally, the execution of the modules shown in Figure 14d flows from module 1430 to module 1433. Module 1430 contains a SkipCount equal to 2 indicating that the execution should skip modules 1431 and 1432. Modules 1431 and 1432 are skipped and not executed, and execution proceeds to module 1433. Their SkipCounts are ignored. 1433 contains a SkipCount equal to 0, thus indicating execution should proceed to module 1434, and module 1434's SkipCount contains a -1 indicating that it is the last module in the execution flow.

Thus, it can be appreciated by one skilled in the art that control flow of modules arranged in the fashion discussed with reference to Figures 13 and 14a-14d prevents the unnecessary loading of executable modules. Thus the unnecessary consumption of resources due to a program's loading and saving (even if not functionally required) is avoided by using a SkipCount field as discussed above. It can be appreciated by one skilled in the art that the use of a SkipCount and thus the external control of execution flow outside executable modules has utility exceeding that disclosed herein. It should also be appreciated by one skilled in the art that the particular value and association of the SkipCount as a field within the module datum is not required for practicing the present invention. For example, a SkipCount may, in an alternative embodiment, represent the next module to be performed wherein a positive integer value N would indicate which next Nth module to skip to, a negative value might be used to return to an earlier executed module in the task (e.g., -1 means return to the previous module) and a zero means to end the task. It can be appreciated that many departures within the scope of the invention disclosed herein may be made by one of ordinary skill in the art.

#### Synchronizing Task Execution

Another feature provided by the preferred embodiment's unique structuring of tasks in a task list, such as real-time task list 610 and timeshare task list 630, is the use of a series of flags to control task execution







that are on both the timeshare and real-time task lists 610 and 630, or to try to synchronize tasks on two different timeshare task lists. Neither of these operations make any sense, due to the nature of the timeshare task list. If an error occurs, an error code is returned to the client, step 1503.

5 Assuming no errors, the process proceeds to step 1504, where it is determined if an activation list has already been started for this client. Note that there are various ways to implement this function, but the method described here is the preferred embodiment. If no such list exists for this client, then a new list is started, step 1505. The task is added to the  
10 activation list in step 1506. The list includes all of the necessary data to accomplish the activation. Finally, the process is complete in step 1507.

The client calls the described routine as many times as required, setting up the activation list. When all the required tasks are added to the activation list, then the client makes a Task Activation call, shown in Figure 15 16.

The activation routine entry point is shown as 1601. Step 1602 checks to see if all DSP's referenced in the current Activation List are running and are synchronized. This repeated check insures that the configuration was not changed during the time the client was setting up the activation list. If either  
20 of these two conditions exist, an error code is returned, step 1603.

Assuming no errors have been detected, step 1604 deactivates interrupts on the host, and calculates the Reference Frame Number. In the preferred embodiment, this is the current frame number plus 2. Having interrupts disabled and performing this simple calculation ensures that the first possible activation frame is far enough in the future that all task list modifications will be complete prior to that frame. The value 2 is used here rather than 1 because it is possible that the current frame number in shared memory will change immediately after the value is read by the host. If the first possible activation frame was the value read plus 1, and the number changes immediately after being read, the first activation frame is already under way, and a required activation may be missed. By adding 2 to the number of frames to delay the simultaneous start/stop, it can be assured that

at least one whole frame will pass after the number is read and before the task update process must be completed.

Note that this mechanism is designed to provide the shortest possible interrupt disable time for the host. The list is structured in such a manner  
5 that scanning down the task lists and checking for tasks desired to be synchronized is not required during interrupt disable time.

In step 1605, we check to see if there are any more tasks to process in the Activation List. If so, we proceed to step 1606. Here, the offset value provided by the client is added to the Reference Frame Number. This gives  
10 us the Activation Frame Number for this task. In step 1607 we store this number in the task data structure for use by the DSP Kernel. In step 1608, we toggle the Requested State Flag. This flag indicates if the task should be active or inactive. It is a request flag, since its value does not indicate the actual state of the task. There is another flag, the State Flag, which only the  
15 Kernel can modify, which indicates the actual state of the task. The toggle convention is used in the preferred embodiment, because this allows the same mechanism to be used for either activation or deactivation of a task. However, separate flags can be used in an alternative embodiment, and this can be handled by the single call by requiring the client to pass a parameter  
20 indicating which state the process desires, or can be handled by separate calls, such as "Set Task to Activate" and "Set Task to Inactivate."

Once this Activation List element has been implemented, the process returns to step 1605 to check for additional items in the Activation List. If there are no more, the process proceeds to step 1609, otherwise, it returns to  
25 step 1606. Step 1606 through 1608 are repeated for each task in the Activation List.

In step 1609, interrupts for the host are re-enabled. In step 1610, the activation list is disposed of. Alternate embodiments may require the client to do this. Finally, the process is done in step 1611.

30 At this point, the client has completed all of the steps required to activate or deactivate a set of one or more tasks. Note that each step in the process does not require any waiting by the host - each call is immediately processed. This was another of the requirements for the mechanism: in a

multi-tasking system, it is desirable to avoid idle loops waiting for some other process to complete. This eliminates wasted host processing.

This process is designed to complete at the latest well before the end of the frame preceding the first activation frame. This prevents any race conditions between the host and the DSP processors, and ensures a proper sequencing of tasks in time.

The DSP Kernel Executive program is responsible for the sequencing of tasks on the DSP. The relevant portion of the Executive for handling the task activation/deactivation function is shown in Figure 17.

10 The entry point for Kernel Activation event servicing is shown in step 1701. The Kernel compares the actual status of the task with the requested status in step 1702. If they are the same, the process continues to step 1706. If they are different, the process goes to step 1703. Step 1703 checks to see if the activation frame number is the same as (or less than) the current frame  
15 number. If it is, then processing continues with step 1704. Otherwise, processing continues to step 1706. Step 1704 changes the active status to be the same as the requested status. Step 1705 sends a message to the host to indicate that the activation or deactivation has been completed for this task. This step is important when power management is desirable, as in a portable  
20 application. This message allows the Power Manager, a part of DSP Manager 211, to determine when power can be reduced or eliminated in the DSP subsystem. This is possible because all task activations and deactivations are handled by this mechanism. Once the task activation or deactivation is complete, the process continues with step 1706.

25 Note that if the activation frame number is less than the current frame number, an activation error has occurred - i.e., the task should have been activated in an earlier frame. This should never happen in a properly configured system. However, in some embodiments, this error could be checked for and reported via a message to the DSP Manager and the task's  
30 client.

In step 1706, the Kernel determines if the current task is active or inactive. Note that the state may have just changed. If the task is inactive, processing continues with step 1708 by looking for the next task. Otherwise,

step 1707 executes the current task. In either case, processing continues with step 1709. The activation process shown in Figure 17 is repeated for each task in both the real-time and timeshare tasks lists.

An alternative embodiment of simultaneous task

5 activation/deactivation is shown in Figure 18. Simultaneous task activation/deactivation process 1800 starts at entry point 1801 and it is determined at step 1802 whether the simultaneous task semaphore has been activated by one of the clients being serviced by the DSP. If the simultaneous task activation semaphore has not been activated by a client,  
10 then process 1800 proceeds to run the task at step 1807 and return at step 1809. However, if the simultaneous task activation/deactivation semaphore has been activated as determined at step 1802, then it is ascertained at step 1803 whether this client owns the semaphore. Any clients not owning the semaphore will be able to read the semaphore, however, they will not be  
15 able to modify the semaphore. Therefore, once a client owns the semaphore, and if a subsequent client seeks to access it, then step 1803 will lead to the end of process 1800 for this task. In short, the task is bypassed until the semaphore is either not activated as determined in step 1802, or it is determined that the client owns the semaphore.

20 If, however, the client checking the task activation semaphore does own the semaphore as determined at step 1803, then the toggle flag is checked at step 1804. The toggle flag instructs the DSP manager to "toggle" the state of the active flag. This is performed at step 1805. The active flag is used to activate the task. Thus, once a semaphore has been activated, the  
25 active flag will control the execution of the task. However, the execution of the task will only take place when the task active flag has been set. Otherwise, the task active flag is cleared, and task execution is halted. Therefore, the toggle flag provides a means for simultaneous task activation or deactivation depending on the state of the active flag. On a subsequent  
30 pass through process 1800, if the toggle is not set as determined at step 1804, then the task active flag is checked, and if set as determined at step 1806, then the task is run at step 1807, and process 1800 returns at step 1809. In a similar manner, once a task has been activated in a single frame as in a

previous execution pass of process 1800, the task active flag can be toggled again as determined at step 1804 and performed at step 1805. Then, a subsequent pass through 1800 will determine if the task active flag is set at step 1806. If the task active flag is therefore cleared, then process 1800 will  
5 proceed to 1808 and the task execution will be halted. Then process 1800 may end at step 1809. At that point, the client may release the semaphore, and thus normal execution of all tasks in the real-time task list 610 may again be performed normally until another task obtains control of the task activation/deactivation semaphore.

10 Thus, a means for activating tasks simultaneously or in sequence in one or more task lists is provided by processes 1500, 1600, 1700, and 1800 as set forth above. Although this has been described with reference to specific flags and data structures, it can be appreciated by one skilled in the art that this may be implemented with various embodiments without  
15 departing from the spirit and scope of the present invention.

Thus, in summary, an improved method for task management in a processor has been provided. Although the present invention has been described particularly with reference to Figures 1 through 18, it will be apparent to one skilled in the art that the present invention has utility far  
20 exceeding that disclosed in the figures. It is contemplated that many changes and modifications may be made, by one of ordinary skill in the art, without departing from the spirit and scope of the present invention as disclosed above.

## CLAIMS

What is claimed is:

- 1 1. A method in a computer system of executing a first sequence of  
2 modules in a first task, said first sequence of modules linked to one  
3 another and having at least one sequence of execution, comprising the  
4 following steps:
  - 5 a. storing in each of said first sequence of modules a skip value  
6 indicating a next module in said sequence of modules to  
7 execute;
  - 8 b. executing a first module of said first sequence of said modules;  
9 and
  - 10 c. executing said next module of said sequence of modules  
11 indicated by the skip value.  
12
- 1 2. The method of claim 1 wherein the skip value comprises the integer N  
2 which indicates that execution should skip to the N+1th module  
3 following execution of a currently executed module in the first  
4 sequence of modules.  
5
- 1 3. The method of claim 2 wherein a value of N less than zero associated  
2 with the currently executed module indicates that execution of the first  
3 sequence of modules should terminate after completion of execution  
4 of the currently executed module.  
5
- 1 4. The method of claim 1 further comprising executing steps a-c on a  
2 second sequence of modules, said second sequence of modules  
3 becoming the first sequence of modules, said second sequence of  
4 modules being a part of a second task.  
5

- 1 5. The method of claim 4 further comprising repeating steps a-c on the  
2 first sequence of said modules, said first task and the second task  
3 being linked with one another in a task list.  
4 -
- 1 6. The method of claim 1 further comprising performing the skip action  
2 created on the previous iteration of the first set of modules.  
3
- 1 7. The method of claim 1 wherein the skip value associated with each  
2 module in said first sequence of modules may be modified by a  
3 module associated with the skip value.  
4
- 1 8. The method of claim 1 wherein the skip value associated with each  
2 module in said first sequence of modules may be modified by a host  
3 associated with the first task.  
4
- 1 9. A method of controlling execution flow of a first task comprising a  
2 sequence of first executable modules in a processing system by  
3 associating with each of said first executable modules a skip count,  
4 said skip count comprising an integer N which indicates that  
5 execution should skip to the N+1th module following execution of a  
6 currently executed module in the first sequence of executable  
7 modules, a value of N less than zero associated with the currently  
8 executed module indicating that execution of the first sequence of  
9 modules should terminate after completion of execution of the  
10 currently executed module.  
11
- 1 10. A method performed by a processor of controlling the flow of  
2 execution of a first set of executable modules sequentially associated  
3 with one another comprising the following steps:  
4 a. executing a first module in said first sequence of modules;  
5 b. determining a skip value associated with said first module; and  
6 c. proceeding to execute a subsequent module in said first set of  
7 executable modules indicated by said skip value.



8  
1  
2  
3  
4  
1  
2  
3  
4  
5  
1  
2  
3  
4  
1  
2  
3  
4  
1  
2  
3  
4  
1  
2  
3  
4  
1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11

11. The method of claim 10 wherein the skip value comprises the integer N, and the subsequent module is the N+1th module following the first module in said first sequence of modules.
12. The method of claim 11 wherein a value of N less than zero associated with said first module indicates that execution of said first sequence of modules should terminate after completion of execution of said first module.
13. The method of claim 10 wherein the skip value of each module of said first sequence of modules is stored in a datum associated with said each module.
14. The method of claim 10 wherein the said skip value in each of said modules may be modified by a host.
15. The method of claim 10 wherein the said skip value in each of said modules may be modified by each of the respective modules in said first sequence of modules.
16. An apparatus for executing a first sequence of modules in a first task, said first sequence of modules linked to one another and having at least one sequence of execution, comprising:
  - a. means for storing in each of said first sequence of modules a skip value indicating a next module in said sequence of modules to execute;
  - b. means for executing a first module of said first sequence of said modules; and
  - c. means for executing said next module of said sequence of modules indicated by the skip value.

- 1 17. An apparatus for controlling the flow of execution of a first set of  
2 executable modules sequentially associated with one another  
3 comprising:
  - 4 a. means for executing a first module in said first sequence of  
5 modules;
  - 6 b. means for determining a skip value associated with said first  
7 module; and
  - 8 c. means for proceeding to execute a subsequent module in said  
9 first set of executable modules indicated by said skip value.
- 10  
1 18. A method of controlling the execution sequence of a series of modules  
2 by a processor, each of said modules associated with one another,  
3 comprising the following steps:
  - 4 a. executing the first in said series of modules;
  - 5 b. determining a skip value N associated with said first in said  
6 series of said modules;
  - 7 c. if the skip value N associated with said first module is less than  
8 zero, then terminating the execution of said series of modules;
  - 9 d. else if the skip value N associated with said first module is  
10 greater than or equal to zero then proceeding to a N+1th module  
11 in said series of said modules.
- 12  
1 19. A method in a computer system of performing a first sequence of  
2 modules in a first task, said first sequence of modules linked to one  
3 another and having at least one sequence of execution, comprising the  
4 following steps:
  - 5 a. storing in a first module of said first sequence of modules a skip  
6 value N representing a subsequent module in said first sequence  
7 of modules to execute, said skip value N comprising either:
    - 8 i. an integer less than zero indicating that said first module  
9 is a last executable module to be executed in said  
10 sequence of modules;

- 11           ii.    an integer greater than or equal to zero indicating that
- 12                said process should proceed to said N+1th module
- 13                subsequent to said first module in said first sequence of
- 14                - said modules;
- 15       b.    executing the first of said first sequence of said modules; and
- 16       c.    executing the subsequent module in said sequence of said
- 17               modules indicated by said skip value.

18

- 1   20.   A method of controlling the activation of a sequence of tasks by a
- 2       processing system comprising at least one processor, comprising the
- 3       following steps:
- 4       a.    determining tasks which require synchronization;
- 5       b.    adding a reference to each of said tasks to a synchronization list
- 6               said reference including a request to activate/deactivate the task
- 7               and a frame offset in which to activate/deactivate the task;
- 8       c.    for each task in said synchronization list, flagging said task for
- 9               activation/deactivation and a frame in which to
- 10              activate/deactivate the task based on said frame offset;
- 11       d.    then, for each time frame subsequent to the completion of the
- 12              performance of step c, performing the following steps for each
- 13              task in said processing system:
- 14              i.    determining whether a requested task status is equal to a
- 15                     current status of said task;
- 16              ii.   if the requested task status is not equal to the current
- 17                     status and a number of subsequent frames executed
- 18                     equals the frame offset then modifying the state of the
- 19                     task to the requested state; and
- 20              iii.   if the state of the task is active then executing said task.

21

- 1   21.   The method of claim 20 wherein steps a-c are performed in a host
- 2       processor and step d is performed in a slave processor.

3

- 1 22. The method of claim 21 wherein said slave processor is a digital  
2 signal processor (DSP).  
3
- 1 23. The method of claim 20 wherein the said tasks in said processing  
2 system are stored in a task list.  
3
- 1 24. The method of claim 20 wherein the processing system comprises a  
2 frame-based processing system.  
3
- 1 25. The method of claim 20 further comprising disposing of said  
2 synchronization list upon the synchronization of each task in said  
3 synchronization list.  
4
- 1 26. The method of claim 20 further comprising disabling interrupts in said  
2 processing system after the creation of said synchronization list and  
3 before beginning the synchronization of each task in said  
4 synchronization list, and enabling interrupts upon the completion of  
5 synchronization of said tasks.  
6
- 1 27. A method of controlling the activation of a sequence of tasks by a  
2 frame-based processing system comprising at least one processor,  
3 comprising the following steps:  
4 a. determining each task which requires synchronization in said  
5 processing system, flagging a requested task status for said task  
6 and a frame in which to modify the task status;  
7 b. then, for each time frame subsequent to the completion of the  
8 performance of step a, performing the following steps for each  
9 task in said processing system:  
10 i. determining whether said requested task status is equal to  
11 a current status of said task;  
12 ii. if the requested task status is not equal to the current  
13 status and a number of subsequent frames executed

- 14 equals the frame offset then modifying the state of the
- 15 task to the requested state; and
- 16 iii. if the status of the task is active then executing said task.
- 17 -
- 1 28. The method of claim 27 wherein said processing system comprises a
- 2 host processor and a slave processor.
- 3
- 1 29. The method of claim 27 wherein the said tasks in said processing
- 2 system are stored in a task list.
- 3
- 1 30. An apparatus for controlling the activation of a sequence of tasks by a
- 2 processing system comprising at least one processor, comprising:
- 3 a. means for determining tasks which require synchronization;
- 4 b. means for adding a reference to each of said tasks to a
- 5 synchronization list said reference including a request to
- 6 activate/deactivate the task and a frame offset in which to
- 7 activate/deactivate the task;
- 8 c. means for flagging said tasks in said synchronization list for
- 9 activation/deactivation and a frame in which to
- 10 activate/deactivate the task based on said frame offset;
- 11 d. means for activating the following apparatus for each task in
- 12 said processing system in each time frame subsequent to the
- 13 activation of the apparatus in element c comprising:
- 14 i. means for determining whether a requested task status is
- 15 equal to a current status of said task;
- 16 ii. means for modifying the state of the task to the requested
- 17 state if the requested task status is not equal to the current
- 18 status and a number of subsequent frames executed
- 19 equals the frame offset; and
- 20 iii. means for executing said task if the state of the task is
- 21 active.
- 22

- 1 31. The apparatus of claim 30 wherein the means of elements a-c  
2 comprise a host processor and element d comprises a slave processor.  
3
- 1 32. The apparatus of claim 31 wherein said slave processor is a digital  
2 signal processor (DSP).  
3
- 1 33. The apparatus of claim 30 further comprising a means for storing  
2 references to said tasks in said processing system in a task list.  
3
- 1 34. The apparatus of claim 30 further comprising a frame-based  
2 apparatus.  
3
- 1 35. The apparatus of claim 30 further comprising means for disposing of  
2 said synchronization list upon the synchronization of each task in said  
3 synchronization list.  
4
- 1 36. The apparatus of claim 30 further comprising means for disabling  
2 interrupts in said processing system after the creation of said  
3 synchronization list and prior to beginning the synchronization of each  
4 task in said synchronization list, and means for enabling interrupts  
5 upon the completion of synchronization of said tasks.  
6
- 1 37. An apparatus for controlling the activation of a sequence of tasks by a  
2 processing system comprising at least one processor, comprising:  
3 a. means for determining each of said tasks which require  
4 synchronization, a request to activate/deactivate the task and a  
5 frame offset in which to activate/deactivate the task;  
6 b. means for activating the following apparatus for each task in  
7 said processing system in each time frame subsequent to the  
8 activation of the apparatus in element a comprising:  
9 i. means for determining whether a requested task status is  
10 equal to a current status of said task;

- ii. means for modifying the state of the task to the requested state if the requested task status is not equal to the current status and a number of subsequent frames executed equals the frame offset; and
- iii. means for executing said task if the state of the task is active.

38. The apparatus of claim 37 wherein said processing system comprises a host processor and a slave processor.

39. The apparatus of claim 37 further comprising a means for storing references to said tasks in said processing system in a task list.

40. A method of controlling the activation of a sequence of tasks by a processor, each of said tasks normally executed in a sequential fashion by said processor, comprising the following steps:

- a. determining the state of a simultaneous execution flag;
- b. if said simultaneous execution flag is not set, then executing a first task and terminating;
- c. if said simultaneous execution flag is set, then determining if the client which references the first task has control of the semaphore, and if not, then terminating;
- d. if said simultaneous execution flag is set and the client which references the first task has control of the semaphore then determining if a toggle active flag condition is present;
- e. if the toggle active flag is set then toggling the state of the first task execution flag and terminating;
- f. if the toggle active flag is not set then determining the state of the first task execution flag; and
- g. if the first task execution flag is set then executing the first task, otherwise halting the first task.

- 1 41. The method of claim 40 further comprising performing steps a-g for a  
2 second task in the sequence of tasks, said second task coming after the  
3 first task in the sequence of tasks, said second task becoming the first  
4 task. -  
5
- 1 42. The method of claim 40 further comprising repeating steps a-g for  
2 each task in said sequence of tasks, each task becoming the first task.  
3
- 1 43. The method of claim 42 further comprising repeating steps a-g until  
2 all tasks in said sequence of tasks has been serviced, and then,  
3 performing a-g on said first task.  
4
- 1 44. The method of claim 40 wherein said sequence of tasks comprises a  
2 series of real-time tasks.  
3
- 1 45. The method of claim 40 wherein said processor comprises a digital  
2 signal processor (DSP).  
3
- 1 46. The method of claim 40 wherein said first task active flag is contained  
2 in a datum which is associated with said first task.  
3
- 1 47. The method of claim 40 wherein said first task is comprised of a series  
2 of modules associated with one another.  
3
- 1 48. The method claim of 47 wherein each of said modules is linked in  
2 order of execution flow.  
3
- 1 49. The method of claim 43 wherein performing steps a-g on each of said  
2 tasks is performed within a signal frame of said processor's execution.  
3
- 1 50. An apparatus for controlling the activation of a sequence of tasks by a  
2 processor, each of said tasks normally executed in a sequential fashion  
3 by said processor comprising:



1 51. The apparatus of claim 50 wherein said apparatus further comprises a  
2 means for applying said apparatus to each of the tasks in a task list in  
3 sequence.

1 52. The apparatus of claim 51 wherein said last task in said task list  
2 comprises a reference to a first task in said task list.

1 53. The apparatus of claim 50 wherein said task list comprises real-time  
2 tasks.

1 54. The apparatus of claim 50 wherein said processor comprises a digital  
2 signal processor (DSP).



## ABSTRACT OF THE DISCLOSURE

Method and means for controlling the execution sequence of a first sequence of modules in a first task. The first sequence of modules are linked to one another and have at least one sequence of execution. The method  
5 stores in each of the first sequence of modules a skip value representing which of subsequent modules to execute. The method executes the first of the first sequence of said modules, and then executes the next of the modules indicated by the skip value. Conservation of processor bandwidth is accomplished by avoiding the loading of modules which will not be  
10 executed.

Method and means are further provided for simultaneous activation/deactivation of a set of tasks by a processor, each of the tasks normally executed in a sequential fashion by one or more processors. A list of tasks to be activated/deactivated is stored, including the timing  
15 relationship for the activation process. The list is then implemented as frame numbers for activation and requested state in the actual task list. The executing processor compares the requested state to the actual state for each task, and if different, compares the value of the activation frame with the current frame. If the current frame equals or exceeds the activation frame,  
20 then the requested active state is transferred to the actual state.




Figure 1





Figure 2



**Figure 3**

Section




Figure 4




Figure 5






Figure 6




Figure 7a




Figure 7b

2024-04-04 14:00:00





Figure 8



**Figure 9**




Figure 10




Figure 11








Figure 13







**Figure 14a - Execution Path: 1401, 1402, 1403, 1404, 1405**



**Figure 14b - Execution Path: 1410, 1411, 1413**



**Figure 14c - Execution Path: 1420, 1421, 1422**



**Figure 14d - Execution Path: 1430, 1433, 1434**




Figure 15




Figure 16




Figure 17



DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

EXECUTION CONTROL FOR PROCESSOR TASKS

the specification of which

X is attached hereto.  
 was filed on \_\_\_\_\_ as  
 Application Serial No. \_\_\_\_\_  
 and was amended on \_\_\_\_\_  
 (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the same was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119, of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>			<u>Priority Claimed</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
_____	_____	_____	_____	_____
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
_____	_____	_____	_____	_____
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
_____	_____	_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	Filing Date	(Status -- patented, pending, abandoned)
_____	_____	_____
(Application Serial No.)	Filing Date	(Status -- patented, pending, abandoned)
_____	_____	_____

I hereby appoint Paul A. Apffel, Reg. No. 35,427; Keith G. Askoff, Reg. No. 33,828; Aloysius T. C. AuYeung, Reg. No. 35,432; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadacou, Reg. No. P35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Jeffrey Jay Blatt, Reg. No. 30,244; Stephen D. Gross, Reg. No. 31,020; David R. Halvorson, Reg. No. 33,395; George W. Hoover, Reg. No. 32,992; Paul H. Horstmann, Reg. No. P36,167; Tracy L. Hurt, Reg. No. 34,188; Eric S. Hyman, Reg. No. 30,139; Stephen L. King, Reg. No. 19,180; James D. McFarland, Reg. No. 32,544; Ronald W. Reagin, Reg. No. 20,340; James H. Salter, Reg. No. 35,668; James C. Scheller, Reg. No. 31,195; Edward W. Scott, IV, Reg. No. P36,000; Ira M. Siegel, Reg. No. 28,907; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Edwin H. Taylor, Reg. No. 25,129; Lester J. Vincent, Reg. No. 31,460; Ben J. Yorks, Reg. No. 33,609; Philip K. Yu, Reg. No. 35,742; and Norman Zafman, Reg. No. 26,250; my attorneys; and Dag Johansen, Reg. No. P36,172; Anthony C. Murabito, Reg. No. 35,295; Edwin A. Sloane, Reg. No. 34,728; and John C. Stattler, Reg. No. P36,285; my patent agents; of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Eric C. Anderson

Inventor's Signature Eric C. Anderson Date 9/24/92

Residence San Jose, California Citizenship U.S.A.  
(City, State) (Country)

Post Office Address 931 Brentwood Drive  
San Jose, California 95129

Full Name of Second/Joint Inventor Hugh B. Svendsen

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence Atlanta, Georgia Citizenship U.S.A.  
(City, State) (Country)

Post Office Address 1930A Johnson Ferry Road  
Atlanta, Georgia 30319

Full Name of Third/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

Post Office Address \_\_\_\_\_

Full Name of Fourth/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ Citizenship \_\_\_\_\_  
(City, State) (Country)

Post Office Address \_\_\_\_\_

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

## EXECUTION CONTROL FOR PROCESSOR TASKS

the specification of which

X is attached hereto.  
\_\_\_\_\_ was filed on \_\_\_\_\_ as  
Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the same was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119, of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>			<u>Priority Claimed</u>	
<u>(Number)</u>	<u>(Country)</u>	<u>(Day/Month/Year Filed)</u>	<u>Yes</u>	<u>No</u>
<u>(Number)</u>	<u>(Country)</u>	<u>(Day/Month/Year Filed)</u>	<u>Yes</u>	<u>No</u>
<u>(Number)</u>	<u>(Country)</u>	<u>(Day/Month/Year Filed)</u>	<u>Yes</u>	<u>No</u>

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	Filing Date	(Status -- patented, pending, abandoned)
(Application Serial No.)	Filing Date	(Status -- patented, pending, abandoned)



I hereby appoint Paul A. Apffel, Reg. No. 35,427; Keith G. Askoff, Reg. No. 33,828; Aloysius T. C. AuYeung, Reg. No. 35,432; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadacou, Reg. No. P35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Jeffrey Jay Blatt, Reg. No. 30,244; Stephen D. Gross, Reg. No. 31,020; David R. Halvorson, Reg. No. 33,395; George W. Hoover, Reg. No. 32,992; Paul H. Horstmann, Reg. No. P36,167; Tracy L. Hurt, Reg. No. 34,188; Eric S. Hyman, Reg. No. 30,139; Stephen L. King, Reg. No. 19,180; James D. McFarland, Reg. No. 32,544; Ronald W. Reagin, Reg. No. 20,340; James H. Salter, Reg. No. 35,668; James C. Scheller, Reg. No. 31,195; Edward W. Scott, IV, Reg. No. P36,000; Ira M. Siegel, Reg. No. 28,907; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Edwin H. Taylor, Reg. No. 25,129; Lester J. Vincent, Reg. No. 31,460; Ben J. Yorks, Reg. No. 33,609; Philip K. Yu, Reg. No. 35,742; and Norman Zafman, Reg. No. 26,250; my attorneys; and Dag Johansen, Reg. No. P36,172; Anthony C. Murabito, Reg. No. 35,295; Edwin A. Sloane, Reg. No. 34,728; and John C. Stattler, Reg. No. P36,285; my patent agents; of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Eric C. Anderson

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence San Jose, California (City, State) Citizenship U.S.A. (Country)

Post Office Address 931 Brentwood Drive  
San Jose, California 95129

Full Name of Second/Joint Inventor Hugh B. Svendsen

Inventor's Signature Hugh B. Svendsen Date 9/24/92

Residence Atlanta, Georgia (City, State) Citizenship U.S.A. (Country)

Post Office Address 1930A Johnson Ferry Road  
Atlanta, Georgia 30319

Full Name of Third/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ (City, State) Citizenship \_\_\_\_\_ (Country)

Post Office Address \_\_\_\_\_

Full Name of Fourth/Joint Inventor \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_ (City, State) Citizenship \_\_\_\_\_ (Country)

Post Office Address \_\_\_\_\_

064413-6720060